Consider a multicore system similar to the one shown in Figure 1.9. Illustrate with an example how data residing in memory could in fact have a different value in each L1 and L2 caches.

processor CPU core, CPU core registers registers L1 cache L1 cache L2 cache main memory