Consider a processor executing a program with 30% of instructions as loads and stores. Assume the base CPI without any memory stalls is 1.0. The processor has a perfect instruction cache, that is there is never a miss accessing an instruction. Consider a data cache with a 8% miss rate and a miss penalty of 124 cycles. Calculate the average stall cycles per instruction? Calculate the actual CPI of the processor