Consider an SMP system similar to what is shown in Figure 1.6. Illustrate with an example how data residing in memory could in fact have two different values in each of the local caches 1.3 Computer-System Architecture CPUo registers CPU CPU2 registers registers cache cache cache memory Figure 1.6 Symmetric multiprocessing architecture