Question: Consider an un-pipelined processor takes 4 clock cycles for ALU and other operations but it takes 5 clock cycles for memory operations. Assume the relative

Consider an un-pipelined processor takes 4 clock cycles for ALU and other operations but it takes 5 clock cycles for memory operations. Assume the relative operation frequencies like ALU and other operations are 60% and memory operations are 40%. Ignore the effect of branching operations. If cycle time is 1 nanosecond and pipeline overhead is 0.2 nanosecond then, calculate the speed due to pipeline.

Step by Step Solution

★★★★★

3.42 Rating (161 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Operating System Questions!

Assume a processor having a memory cycle time of 300 ns and an instruction processing rate of 1 MIPS. On average, each instruction requires one bus memory cycle for instruction fetch and one for the...

If a pipeline operation or an assembly line operation is always full, then beginning and ending WIP inventories are always 50% complete with regard to conversion costs. Explain.

Memory operations currently take 60% of execution time. A new widget called a cache speeds up 50% of memory operations by a factor of 4. A second new widget called a L2 cache speeds up 2/3 the...

Consider an unpipelined processor. Assume it has 2 - ns clock cycle that it uses 4 cycles for ALU operations and 5 cycles for branches and 4 cycles for memory operations. Assume that the relative...

Consider an un - pipelined processor. Assume that it has 2 - ns clock cycle and that it cycles for ALU operations and 5 cycles for branches and 4 uses 4 cycles for memory operations, Assume that the...

Consider an unpipelined processor. Assume that it has 1-ns clock cycle and that it uses 4 cycles for ALU operations, and 5 cycles for branches, and 4 cycles for memory operations. Assume that the...

Consider the data path of a CPU on the right. With this configuration a register-to-register operation (e.g. C=A+B) takes 3 clock cycles; i.e. a fixed amount of time regardless of the complexity of...

For an unpipelined CPU: the clock cycle = 3 ns, the CPU has 3 types of operations (ALU, branch, and memory) 4 cycles for ALU operations and branches and 5 cycles for memory operations with...

Consider the following sequence of instructions, where the syntax consists of an opcode followed by the destination register followed by one or two source registers: 0 ADD R3, R1, R2 1 LOAD R6, [R3]...

What are the main objectives of the financial policy that Rajat Singh must recommend to Deluxe Corporations board of directors? Deluxe Corporation reflecting on the neously, the repurchases, and the...

Q1. What are the differences between the four process strategies? Q2. Time-Function Mapping of obtaining new drivers license? Q3. What is a system bottleneck? Q4. Discuss five steps of TOC with an...

Price Controls: Many have argued that the problems of poverty can be alleviated through the use of controls in labor and housing markets. Consider the following two types of controls. (a). Consider...

Evaluate the integral. ( Remember to use absolute values where appropriste. Remember the constant of integration. ) 9 d x x ( x 4 4 )

1. Consider the 18-rule as a guide and determine the value of "n" in the following complexes: i- Naz Fe(CO)a ii- MnBr(CO)a iii- W(n-CH6) (CO). iv- Rh(n5-C3H5) (CO), v- Cr(n-CsHs) (CO). (CH:)

Managers are replacing the Reorder Point (ROP) Method with Time Phased Order Points (TPOP). Using TPOP's, managers are able to plan over several periods rather than period to period. Order Qty= Order...

19 The annual fixed costs for a plant are $240,000, the variable cost is $80/unit and the unit selling price is 280-0.05D ($/unit). If the maximum production capacity for the plant is 10,000 units...

What will be a simple wordings for this title? Enhancing Accountability and Transparency: The Role of Budget Reporting and Auditing in Municipal Law Enforcement

a . Suppose we have a processor with a base CPI of 2 . 0 , and a clock rate of 5 GHz assuming all references hit in the primary cache. Assume a main memory access time of 1 0 0 ns , including all the...

1. Consider an unpipelined or single-stage processor design . At the start of a cycle, a new instruction enters the processor and is processed completely within a single cycle. It takes 2,000 ps to...

1. Consider an unpipelined or single-stage processor design like the one discussed in slide 3 of lecture 16. At the start of a cycle, a new instruction enters the processor and is processed...

An unpipelined processor takes 10 ns to work on one instruction. It then takes 0.2 ns to latch its results into latches. I was able to convert the circuits into 10 sequential pipeline stages. The...

1. Consider an unpipelined or single-stage processor design like the one discussed in slide 4 of lecture 16. At the start of a cycle, a new instruction enters the processor and is processed...