Consider the following code: Question 34 Not yet answered Marked out of 1.00 module FF (output reg Q, input X, Clk, rst); always @ (negedge Clk or negedge rst) if (!rst) Q