Consider the following interleaved memory designs for a main memory system with $16$ memory modules. Each module is assumed to have a capacity of $1$ M Byte. The machine is byteaddressable. Design $16$ ways interleaving with one memory bank.