Consider two pipelined processors: Processor A is a $5-$ stage pipeline with a $1$ ns

clock cycle and Processor B is a $10-$stage pipeline with a $0\mathrm{.}6$ ns clock cycle. Assume that

branches constitute $20\%$ of the instructions and the branch misprediction rate for both

processors is $15\%.$