Considering the Top$-$level Hierarchal design, implement the Verilog code for the given diagram below. $[$Hint: Decompose the blocked into sub$-$blocks if possible$][6]$

module input $[3$:$0]A,B$;

input $C$ in: