Design a 32 KB, 4-way set-associative cache that has one-word blocks and each word is 32 bits. The computers address size is 32 bits and uses byte addressing.

Assume a valid bit is used in the cache.

Make sure you calculate the number of bits you will use for the index and tag. Include all necessary hardware.