Design a basic $2-$bit parity checker using gates. Then use a chip based $(8-$bit$)$ parity checker

and connect it so that it checks parity for $5$ inputs only. Sketch the design before the

implementation and show the designs to your instructor$/$TA$.$