Design a digital circuit that counts the number of $0$s and number of $1$s in an n$-$bit register. The count of $0$s and $1$s is stored in two separate m$-$bit registers, where m$=$log$2($n$+1).$ Write pseudocode, ASM$-$chart, datapath circuit, and FSM for the control unit.