Design a partial address decoder for a $68000-$ based system that contains

n $2$MB of EPROM at a starting address $$000000$ using $512$Kx$8$ chips

n $2$MB of RAM at a starting address $$100000$ using $256$Kx$8$ chips