Design an algorthmic state machine that sums two 4 digit binary numbers Hardware implementation (note i dont want code or vhdl or verilog code i only want state chart and hardware implementation)