Design an FSM that has an input w and an output z. The machine is a sequence detector that produces z = 1 when the previous two values of w were 00 or 11; otherwise z = 0. Problem: Implement the sequence detector of Example 8.11 by using two FSMs. One FSM detects the occurrence of consecutive 1s, while the other detects consecutive Os.