Draw the hardware block diagram that corresponds to the following RTL statements. T, L: C leftarrow A, B leftarrow A Where T is clock and L is the load line. a) At register level using registers. b) At logical gate level using flip flops and logical gates. Considers JK flip flops and assuming each register has only 2 bits