Exercise A RISC processor that uses the five-stage instruction fetch and execution design is driven by a 1-GHz clock. Instruction statistics in a large program are as follows: Load/Store Other instructions 40% 60% (a) Assume the memory access operation is always of instruction execution (i.e. average number of instructions executed per second)? 67