Explain the following questions on Verilog programming.

1) What are the differences between using `define, and using either parameter or defparam for specifying variables?

2) How do I choose between a case statement and a multi-way if-else statement?

3) What are the differences between the looping constructs forever, repeat, while, for, and do-while?

4) What are the differences between a task and a function?