For a direct$-$mapped design with a $64-$bit address, the following bits of the address are used to access the cache.

Tag

Index

offset

$63-10$

$9-5$

$4-0$

What the cache line size $($in words$)?2^5=32$ Bytes. In words, $32/4=8$ Words.

How many entries does the cache have?