For a single-cycle design of a MIPS processor, how does instruction lbu work based on its data flow along with the control signals? Using the HomeWork4-slides figure (Circuit for Instruction lbu) to explain all the related data flow and control signals within the single cycle. Please divide you single cycle into 5 stages: (1) instruction fetching, (2) instruction decoding, (3) ALU execution, (4) memory access, and (5) register writing.

Circuit for Instruction Ibu