For the following code, if your input encode is 4'b10xz, what will be your output. Verify it with a working Verilog code and the test bench. reg [3:0] encoding; integer state; casex (encoding) //logic value x represents a don't care bit