For the rate 1/3 convolutional encoder, the outputs are expressed by modulo-2 addition as X-m, X2 = (m XOR m2) XOR m, X3 = m XOR m. Where X are output bits, m is the input bit, and mare the encoder states. (i) Draw the circuit of convolutional encoder (ii) Draw the state diagram and Trellis diagram