$($Gate arrays$)$ Using nothing but three$-$input NAND gates, derive a logic

schemnatic of a:

a$)$ Full adder

b$)$ Full subtractor