Given these instruction stage timings, what is the cycle time in picoseconds for a pipelined processor? F 120 ps ID 100 ps EX 200 p MEM 200 ps 100 p Given these instruction stage timings, what is the cycle time in picoseconds for a non-pipelined processor? IF 120 ps ID 100 ps EX 200 ps MEM 200 ps 100