In Verilog, busA[7] means a vector of 7 bits Select one: O True O False Assuming that a certain ASM chart has 5 states, the number multiplexer required to implement this circuit using the multiplexer design approach should be: Select one: O a. 5. O b. 2. O c 3. O d. None of the given.