How much time is required from presentation of the activate command until the last requested bit of data from the DRAM transitions from valid to invalid for the DDR$2-6671$ Gb CL $=5$ DIMM? Assume that for every request, we automatically prefetch another adjacent cache line in the same page.