I designed a half-adder and a full-adder (using two half-adders). Please explain how to design the below multiplier circuit by using nine AND gates, three half adder HA modules and three full adder FA modules in Verilog, and write a testbench and run simulation.

Step 3. Final Combinational Multiplier Design