I have this diagram for a circuit that multiplies two signed$-$binary

numbers. The numbers $($including the sign bit$)$ are three bits. Could someone help me verify that this schematic works correctly.

will it convert convert any negative operand to its positive $(2$s complement$)$ version? and If necessary, it would convert $(2$s complement$)$ the product P to a negative number?

Appreciated any help