I need the answer as soon as possible

(2) A combinational logic circuit has an output F=a'b'c+a'c'd'+bc'd+acd. To remove the static one hazard the designer should add the * ...... term(s) abd O abd+abc' O a'bc'+ a'b'd' O ' a'bc'+ab'd' O