I try to do a multiplication table in verilog I did it like this but the result gives me x can you help me to figure out what's wrong

1 module jdoodle) reg [3:01 a; 4reg [3:01 b; integer i = 1; integer j =1; 8 initial begin i=1;i