A Verilog testbench code is necessary to test the functionality of the design. Select one: O True O False Consider the following code: module FF (Q X, Clk rst); output Q: input X. Clk, rst: reg Q always @ (posedge CLK, negedge rst) if (rst == 0) Q