If an empty loop uses an ADD, CMP, and conditional branch instruction, how many clock cycles are used in an empty loop? (This is buried in TI document SPMS376E.)