Implement 16-bit version of ALU using Verilog HDL. ALU operations that should be included are ADD, SUB, AND, OR and SLT. A ZERO output is not required. Overflow not needed to be implemented. Structural Verilog ust be used.