Implement the following function with (i) 8-to-1 line multiplexer and inverter with variable D as an input (ii) 16-to-1 line multiplexer and (iii) 4-to-16 line decoder and OR gate F(A,B,C,D)=m(2,4,6,9,10,11,15)