In MIPS pipelining, we discussed the five and six instruction stages. Based on what we learn, we find that number of stages depend on computer architecture. Can we conclude that if we have 5 stage then you speed up the process five times using pipeline concept? So, if we have 6 stages then we speed up the process six times? Is this fact trues? what is obstacles facing the pipeline and how it can be fixed?