In the network below, the numbers next to each gate input indicate the wire delay for that input from its source. Assume e propagation delay for NAND and NOR gates is 1 unit and for AND and OR gates is 2 units. What is the longest delay from any input to the output? What is or are the critical path(s) of this network