In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that

$($a$)$ What is the clock cycle time in a pipelined and non$-$pipelined processor?

$($b$)$ What is the total latency of an LW instruction in a pipelined and non$-$pipelined

processor?