In Verilog, It is possible to merge two vectors$($busses$)$ in a bigger vector$($bus$)$ using concatenation operators.

True

False