In Verilog, modules can have ports of three types, input, output and inout.

Why is the port type inout discouraged from being used inside a design? In your answer, give and explain two reasons why it is considered bad practice to use this kind of port on a module.