In VHDL

Testbench:

3. A 4-bit Adder that sums two 4-bit numbers, 1-bit carry-in, and 1-bit carry-out