module TEST_gate; reg(8*7:1) str; initial begin str="CMP 2007"; Sdisplay("str= $s", str); end endmodule Which of the following is the output of the above verilog code? Your answer: str=CMP 2007 O str= MP 2007 O CMP 2007 O MP 2007