Of all the following real world consideration of logic circuit design, which is the time it takes to travel through a gate: [circuitdesconsi] Static 1-hazard gate hazard delay O Sirmulation O propagation delay O Dynamic hazards O Static 0-hazard O the maximum number of inputs on each gate (fan-in) O wiring/transmission delay O factoring the logic expression to obtain a multi-level realization