Part$2$: Parametrized VHDL RAM

Design a parameterized RAM in VHDL$.$

Use a default size of $256$x$8.$

Write a testbench for the RAM, and override the default size making the RAM $326.$ Use For loops to test your RAM.

Include your simulation waveforms, source code, and testbench with your submission.