Part 2: The 128-bit RCA - With Pipelining For the second part of the lab you will take make a 128-bit ripple carry adder and insert pipeline registers at every 16-bits. Run implementation and report on now the fastest frequency you can run this at in the results.txt file. Please design this part with 8 pipeline registers, one register at the very end. This EE StackExchange question will explain why many standards require pipeline registers on the output