Problem 3: A Verilog module called Prob_3 is defined as follows module Prob_3 (a,b,c,d) input a,b; output c,d; endmodule Write structural Verilog code to build the module Composite shown below. (13 points)