Problem Statement: The predominant storage inside a computer systems are on disks drives. SCSI disks are the standard disks in most Unix Workstations from Sun, HP, SGI, and other vendors They are also the standard disks in Macintoshes and Higher-end Intel PC's, especially network servers. Consider the Wide Ultra4 SCSI which transfers data packets in 16-bit bursts at 160 MHz with a maximum throughput of 320 MB/sec. The data transfers at higher rates can result in random-noise pulse changes from a 0 to and 1 to a 0. As the speed of processors and electronic communications increases, these parity flips become more prevalent and the inability to detect when these errors occur can be fatal. As a Design Engineer you have been requested to create system for the transmission of these 8-bit packets from an I/O Controller to Memory using Error Correcting Code over 12-bit data bus line. Wide SCSI contains a 68bit bus; however for the sake of simplification we are only concerned with the data bits. The other bits in the SCSI bus are for bus arbitration, synchronization, power management, etc. In this project, we wll use even parity Hex Displays Memory I/O Controller Transmission Vectored Bit: A 4-Bit Parity Vector (Pi-P4) are interlaced with the 8-bit Data Vector (Di:Dg) and an additional parity bit P5 is appended to the 12-bit hamming code to ensure that the entire 13-bit vector is even parity: 1) Create an ECC Generator, at the I/O Controller from the 8-bit Data Vector. The output of the ECC Generator will be the 13-Bit Vector. 2) Construct a 13-bit Data Transmission bus to send the 8-bit binary data and 5 parity bits over to Memory 3) Construct an ECC Detector at Main Memory that corrects for single bit errors Generally an interrupt/error handler is used to handle errors from the OS, for this exercise we will use 3 Hex displays, 2 for data and 1 for an error status, for diagnostic purposes . In the event that no error has occurred, your design must display the data transferred using the 2 Hex data displays and a "O" as an error status . For single bit transmission errors, your system must correct the error and display the data along with "C" in the 3rd Hex Display For 2-bit transmission errors, your design must display "E" in the error status display Problem Statement: The predominant storage inside a computer systems are on disks drives. SCSI disks are the standard disks in most Unix Workstations from Sun, HP, SGI, and other vendors They are also the standard disks in Macintoshes and Higher-end Intel PC's, especially network servers. Consider the Wide Ultra4 SCSI which transfers data packets in 16-bit bursts at 160 MHz with a maximum throughput of 320 MB/sec. The data transfers at higher rates can result in random-noise pulse changes from a 0 to and 1 to a 0. As the speed of processors and electronic communications increases, these parity flips become more prevalent and the inability to detect when these errors occur can be fatal. As a Design Engineer you have been requested to create system for the transmission of these 8-bit packets from an I/O Controller to Memory using Error Correcting Code over 12-bit data bus line. Wide SCSI contains a 68bit bus; however for the sake of simplification we are only concerned with the data bits. The other bits in the SCSI bus are for bus arbitration, synchronization, power management, etc. In this project, we wll use even parity Hex Displays Memory I/O Controller Transmission Vectored Bit: A 4-Bit Parity Vector (Pi-P4) are interlaced with the 8-bit Data Vector (Di:Dg) and an additional parity bit P5 is appended to the 12-bit hamming code to ensure that the entire 13-bit vector is even parity: 1) Create an ECC Generator, at the I/O Controller from the 8-bit Data Vector. The output of the ECC Generator will be the 13-Bit Vector. 2) Construct a 13-bit Data Transmission bus to send the 8-bit binary data and 5 parity bits over to Memory 3) Construct an ECC Detector at Main Memory that corrects for single bit errors Generally an interrupt/error handler is used to handle errors from the OS, for this exercise we will use 3 Hex displays, 2 for data and 1 for an error status, for diagnostic purposes . In the event that no error has occurred, your design must display the data transferred using the 2 Hex data displays and a "O" as an error status . For single bit transmission errors, your system must correct the error and display the data along with "C" in the 3rd Hex Display For 2-bit transmission errors, your design must display "E" in the error status display
