Q.1. 12S Points If the time required for MIPS datapath stages are .50 ps for register read or write 100 ps for other stages Compare MIPS pipelined datapath with single-cycle datapath in terms of time performance for the following four instructions in order a. Load instruction (lw) b. Store instruction(sw) c. R-type Instruction(add d. Branch instruction (beq)