Q1. Assume that the individual stages of MIPS datapath have the following latencies: Your answer should be as the following format: 100ps, 100ns, 100s, ... and so on. No spaces in between). IF ID EX MEM WB 200ps 100ps 300ps 250ps 100ps What is the clock cycle time for single cycle architecture