Q1 Structural Verilog Modeling 3 Points Write a structural Verilog module (gates netlist) for the following circuit: When writing your module, assume the following gate propagation delays: - NOT: 1 time unit - NOR: 2 time units Use the box below to type your Verilog module: Enter your answer here