Q4) For a set associative mapped cache design with a 10 bit address, First 3 bits represent tag, next 3 bits represent index and next 4 bits represent offset. Depending on these information, answer the following questions. SHOW YOUR CALCULATIONS a. How many words does this cache block size is equal to? b. How many sets does the cache have? c. How many entries does the cache have