Q5. (4 marks) : Consider following operation times for the individual stage of the datapath IF ID EX MEM WB 250ps 350ps 150ps 300ps 200ps a) What is the clock cycle time in a pipelined and non-pipelined processor? b) What is the total time required for a LW instruction in a pipelined and non-pipelined processor